Document Title

2M x 8 Bit NAND Flash Memory

Revision History

<u>Revision No.</u>	History	Draft Date	<u>Remark</u>
0.0	Data Sheet, 1997.	April 10th 1997	
1.0	 Data Sheet, 1998. 1. Changed tBERS parameter : 5ms(Typ.) → 2ms(Typ.). 2. Removed reverse type package. 3. Removed Suspend/Resume mode. 	April 10th 1998	
1.1	Data Sheet, 1998.	July 14th 1998	Final

The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near you.



2M x 8 Bit NAND Flash Memory

FEATURES

- Single 3.3 volt Supply
- Organization
- Memory Cell Array : (2M + 64K)bit x 8bit
- Data Register : (256 + 8)bit x8bit
- Automatic Program and Erase
- Page Program : (256 + 8)Byte
- Block Erase : (4K + 128)Byte
- Status Register
- 264-Byte Page Read Operation
- Random Access : 10 µs(Max.)
- Serial Page Access : 80ns(Min.)
- Fast Write Cycle Time
- Program time : 250 µs(typ.)
- Block Erase time : 2ms (typ.)
- Command/Address/Data Multiplexed I/O port
- Hardware Data Protection
- Program/Erase Lockout During Power Transitions
- Reliable CMOS Floating-Gate Technology
 Endurance : 1M Program/Erase Cycles
- Data Retention : 10 years
- Command Register Operation
- 44(40) Lead TSOP Type II (400mil / 0.8 mm pitch)
- Forward Type


GENERAL DESCRIPTION

The KM29V16000A is a 2M(2,097,152)x8bit NAND Flash Memory with a spare 64K(65,536)x8bit. Its NAND cell provides the most cost-effective solution for the solid state mass storage market. A program operation programs the 264-byte page in typically $250\,\mu$ s and an erase operation can be performed in typically 2ms on a 4K-byte block.

Data in the page can be read out at 80ns cycle time per byte. The I/O pins serve as the ports for address and data input/output as well as command inputs. The on-chip write controller automates all program and erase system functions, including pulse repetition, where required, and internal verify and margining of data. Even the write-intensive systems can take advantage of the KM29V16000A extended reliability of 1,000,000 program/erase cycles by providing either ECC(Error Correction Code) or real time mapping-out algorithm. These algorithms have been implemented in many mass storage applications and also the spare 8bytes of a page combined with the other 256 bytes can be utilized by system-level ECC.

The KM29V16000A is an optimum solution for large nonvolatile storage application such as solid state storage, digital voice recorder, digital still camera and other portable applications requiring nonvolatility.

PIN CONFIGURATION



Pin Name **Pin Function** I/Oo~I/O7 Data Inputs/Outputs CLE Command Latch Enable ALE Address Latch Enable CE Chip Enable RE Read Enable WE Write Enable WP Write Protect GND Ground Input R/B Ready/Busy output Vcc Power(+3.3V) Output Buffer Power (3.3 or 5.0V) Vccq Vss Ground N.C No Connection

NOTE : Connect all Vcc, Vcco and Vss pins of each device to power supply outputs. Do not leave Vcc or Vss disconnected.



PIN DESCRIPTION

Figure 1. FUNCTIONAL BLOCK DIAGRAM





Figure 2. ARRAY ORGANIZATION



	I/Oo	I/O 1	I/O2	I/O3	I/O4	I/O5	I/O6	I/O 7	
1st Cycle	Ao	A1	A2	Аз	A4	A5	A6	A7	Column Address
2nd Cycle	Aa	A9	A10	A11	A12	A13	A14	A15	Row Address (Page Address)
3rd Cycle	A16	A17	A18	A19	A20	*Х	*Х	*Х	(rage Address)

NOTE : A12 to A20 : Block Address

 * : X $\,$ can be V $_{\text{IL}}$ or V $_{\text{IH}}.$



PRODUCT INTRODUCTION

The KM29V16000A is a 16.5Mbit(17,301,504 bit) memory organized as 8192 rows by 264 columns. Spare eight columns are located from column address of 256 to 263. A 264-byte data register is connected to memory cell arrays accommodating data transfer between the I/O buffers and memory during page read and page program operations. The memory array is made up of 16 cells that are serially connected to form a NAND structure. Each of the 16 cells resides in a different page. A block consists of the 16 pages formed by one NAND structures, totaling 264 NAND structures of 16 cells. The array organization is shown in Figure 2. The program and read operations are executed on a page basis, while the erase operation is executed on block basis. The memory array consist s of 512 separately or grouped erasable 4K-byte blocks. It indicates that the bit by bit erase operation is prohibited on the KM29V16000A.

The KM29V16000A has addresses multiplexed into 8 I/O 's. This scheme dramatically reduces pin counts and allows systems upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written throug h I/O's by bringing WE to low while CE is low. Data is latched on the rising edge of WE. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. All commands require one bus cycle except for Block Erase command which requires two cycles : a cycle for erase-setup and another for erase-execution after block address loading. The 2M byte physical space requires 21 addresses, thereby requiring three cycles for byte-level addressing : co l-umn address, low row address and high row address, in that order. Page Read and Page Program need the same three address cycles following the required command input. In Block Erase operation, however, only the two row address cycles are used. Device operations are selected by writing specific commands into the command register. Table 1 defines the specific commands of the KM29V16000A.

Function	1st. Cycle	2nd. Cycle	Acceptable Command during Busy
Sequential Data Input	80h	-	
Read 1	00h	-	
Read 2	50h	-	
Read ID	90h	-	
Reset	FFh	-	0
Page Program	10h	-	
Block Erase	60h	D0h	
Read Status	70h	-	0

Table 1. COMMAND SETS



PIN DESCRIPTION

Command Latch Enable(CLE)

The CLE input controls the path activation for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the $\overline{\text{WE}}$ signal.

Address Latch Enable(ALE)

The ALE input controls the path activation for address and input data to the internal address/data register. Addresses are latched on the rising edge of $\overline{\text{WE}}$ with ALE high, and input data is latched when ALE is low.

Chip Enable(CE)

The \overline{CE} input is the device selection control. When \overline{CE} goes high during a read operation the device is returned to standby mode. However, when the device is in the busy state during program or erase, \overline{CE} high is ignored, and does not return the device to standby mode.

Write Enable(WE)

The WE input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the WE pulse.

Read Enable(RE)

The RE input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid t REA after the falling edge of RE which also increments the internal column address counter by one.

I/O Port : I/O 0~I/O7

The I/O pins are used to input command, address and data, and to outputs data during read operations. The I/O pins float to high -z when the chip is deselected or the outputs are disabled.

Write Protected(WP)

The \overline{WP} pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when the \overline{WP} pin is active low.

Ready/Busy(R/B)

The R/B output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is in process and return to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or outputs are disabled.

Power Line(Vcc & Vccq)

The Vccq is the power supply for I/O interface logic. It is electrically isolated from main power line(V cc=3.3V) for supporting 5V tolerant I/O with 5V power supply at V ccq.



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Voltage on any pin relative to V ss	Vin	-0.6 to +6.0	V
Temperature Under Bias	TBIAS	-10 to +125	°C
Storage Temperature	Tstg	-65 to +150	°C
Short Circuit Output Current	los	5	mA

NOTE :

 Minimum DC voltage is -0.3V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns. Maximum DC voltage on input/output pins is VccQ+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.

2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to GND, TA=0 to 70°C)

Parameter	Symbol	Min	Тур.	Мах	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Supply Voltage	Vccq ^{*1)}	3.0	-	5.5	V
Supply Voltage	Vss	0	0	0	V

NOTE :

1. Vcc and VccQ pins are separated each other.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions otherwise noted.)

Parameter		Symbol	Test	Conditions	Min	Тур	Max	Unit								
	Sequential Read	ICC1	tcycle=80ns	CE=VIL, IOUT=0mA	-	10	20									
Operating	Command, Address Input	Іссз	tcycle=80ns		-	10	20									
Current	Data Input	ICC4		-	-	10	20	A								
	Program	ICC6		-	-	10	20	mA								
	Erase	Icc7		-	-	10	20									
Stand-by Cu	irrent(TTL)	ISB1	CE=VIH, WP=0V/Vcc		CE=VIH, WP=0V/Vcc		-	-	1							
Stand-by Cu	irrent(CMOS)	ISB2	CE=Vcc-0.2, WP=0V/Vcc		-	5	50									
Input Leaka	ge Current	LI	VIN=0 to 3.6V		-	-	±10	μA								
Output Leak	age Current	Ilo	Vout=0 to 3.6	1	-	-	±10									
Input High V	'altaga	Vін	I/O pins		2.0	-	Vccq+0.3									
Input High V	onage	VIH	Except I/O pins	3	2.0	-	Vcc+0.3									
Input Low Ve	oltage, All inputs	VIL	-		-		-		. -		-		-0.3	-	0.8	V
Output High	Voltage Level	Vон	Іон=-400μА		2.4	-	-									
Output Low	Voltage Level	Vol	IoL=2.1mA		-	-	0.4									
Output Low	Current(R/B)	IOL(R/B)	Vol=0.4V		8	10	-	mA								



AC TEST CONDITION (TA=0 to +70°C, Vcc=3.3V±10%, unless otherwise noted.)

Parameter	Value
Input Pulse Levels	0.4V to 2.4V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	0.8V and 2.0V
Output Load	1 TTL GATE and CL=100pF

CAPACITANCE (TA=25°C, VCC=3.3V, f=1.0MHz)

ltem	Symbol	Test Condition	Min	Мах	Unit
Input/Output Capacitance	CI/O	VIL=0V	-	10	pF
Input Capacitance	CIN	VIN=0V	-	10	pF

NOTE : Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CLE	ALE	CE	WE	RE	WP	Mode		
Н	L	L		Н	Х	- Read Mode	Command Input	
L	Н	L		Н	Х		Address Input(3clock)	
Н	L	L		Н	Н	- Write Mode	Command Input	
L	Н	L		Н	Н		Address Input(3clock)	
L	L	L		Н	Н	Data Input		
L	L	L	Н	₹	Х	Sequential Read & Dat	a Output	
L	L	L	Н	Н	Х	During Read(Busy)		
Х	Х	Х	Х	Х	Н	During Program(Busy)		
Х	Х	Х	Х	Х	Н	During Erase(Busy)		
Х	X ⁽¹⁾	Х	Х	Х	L	Write Protect		
Х	Х	Н	Х	Х	0V/Vcc ⁽²⁾	Stand-by		

 $\textbf{NOTE}: \textbf{1}. \ \underline{X} \ \underline{c} an \ be \ V_{IL} \ or \ V_{IH}$

2. WP should be biased to CMOS high or CMOS low for standby.

Program/Erase Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Program Time	t PROG	-	0.25	1.5	ms
Number of Partial Program Cycles in the Same Page	Nop	-	-	10	cycles
Block Erase Time	tBERS	-	2	10	ms



AC Timing Characteristics for Command / Address / Data Input

Parameter	Symbol	Min	Мах	Unit
CLE Set-up Time	tCLS	20	-	ns
CLE Hold Time	t CLH	40	-	ns
CE Setup Time	tcs	20	-	ns
CE Hold Time	tсн	40	-	ns
WE Pulse Width	tWP	40	-	ns
ALE Setup Time	tals	20	-	ns
ALE Hold Time	talh	40	-	ns
Data Setup Time	tDS	30	-	ns
Data Hold Time	tDH	20	-	ns
Write Cycle Time	twc	80	-	ns
WE High Hold Time	twн	20	-	ns


AC Characteristics for Operation

Parameter	Symbol	Min	Max	Unit
Data Transfer from Cell to Register	tR	-	10	μs
ALE to RE Delay	tar	150	-	ns
ALE to RE Delay(read ID)	tAR1	200	-	ns
CE to RE Delay(ID read)	tCR	200	-	ns
Ready to RE Low	tRR	20	-	ns
WE High to Busy	twв	-	200	ns
Read Cycle Time	tRC	80	-	ns
RE Access Time	t REA	-	45	ns
RE High to Output Hi-Z	tRHZ	5	20	ns
CE High to Output Hi-Z	tCHZ	-	30	ns
RE High Hold Time	tREH	20	-	ns
Output Hi-Z to RE Low	tır	0	-	ns
Last RE High to Busy(at sequential read)	trв	-	200	ns
\overline{CE} High to Ready(in case of interception by \overline{CE} at read) ⁽¹⁾	t CRY	-	100+tr(R/B)(2)	ns
CE High Hold Time(at the last serial read) (3)	t CEH	250	-	ns
RE Low to Status Output	trsto	-	45	ns
CE Low to Status Output	tcsto	-	55	ns
RE High to WE Low	trhw	0	-	ns
WE High to RE Low	twhr	50	-	ns
Device Resetting Time (Read/Program/Erase)	trst	-	5/10/500	μs


NOTE : 1. If $\overline{\text{CE}}$ goes high within 30ns after the rising edge of the last $\overline{\text{RE}}$, $\overline{\text{R/B}}$ will not return to VoL. 2. The time to Ready depends on the <u>value</u> of the pull-up resistor tied $\overline{\text{R/B}}$ pin. 3. To break the sequential read cycle, $\overline{\text{CE}}$ must be held high for longer time than tceh.



* Command Latch Cycle




* Address Latch Cycle




SAMSUNG ELECTRONICS

* Input Data Latch Cycle




* Sequential Out Cycle after Read (CLE=L, WE=H, ALE=L)




NOTES : Transition is measured ±200mV from steady state voltage with load. This parameter is sampled and not 100% tested.



* Status Read Cycle




READ1 OPERATION (READ ONE PAGE)



SAMSUNG ELECTRONICS


READ1 OPERATION (INTERCEPTED BY CE)


ELECTRONICS



00

SEQUENTIAL ROW READ OPERATION





SAMSUNG **ELECTRONICS**


WE

ALE


RE

R/B

BLOCK ERASE OPERATION (ERASE ONE BLOCK)



MANUFACTURE & DEVICE ID READ OPERATION





DEVICE OPERATION

PAGE READ

Upon initial device power up, the device defaults to Read1 mode. This operation is also initiated by writing 00H to the command register along with three address cycles. Once the command is latched, it does not need to be written for the following page read o peration. Three types of operations are available : random read, sequential page read and sequential row read.

The random read mode is enabled when the page address is changed. The 264 bytes of data within the selected page are transferred to the data registers in less than 10 μ s(tR). The CPU can detect the completion of this data transfer(t R) by analyzing the output of R/B pin. Once the data in a page is loaded into the registers, they may be read out in 80ns cycle time by sequentially pulsing RE with CE staying low. High to low transitions of the RE clock output the data starting from the selected column address up to the last column address(column 264).

After the data of last column address is clocked out, the next page is automatically selected for sequential read.

Waiting 10μ s again allows for reading of the page. The sequential row read operation is terminated by bringing \overline{CE} to high. The way the Read1 and Read2 commands work is like a pointer set to either the main area or the spare area. The spare area of bytes 256 t o 263 may be selectively accessed by writing the Read2 command. Addresses A $_0$ to A₂ set the starting address of the spare area while addresses A₃ to A₇ are ignored. Unless the operation is aborted, the page address is automatically incremented for sequential row read as in Read1 operation and spare eight bytes of each page may be sequentially read. The Read1 command(00H) is needed to move the pointer back to the main area. Figures 3 thru 6 show typical sequence and timings for each read operation.




Figure 3. Read1 Operation



Figure 4. Read2 Operation




Figure 5. Sequential Row Read1 Operation

ELECTRONICS





Figure 6. Sequential Row Read2 Operation




PAGE PROGRAM

The device is programmed basically on a page basis. But it also allows multiple partial page programming of a byte or consecutive bytes up to 264 may be programmed in a single page program cycle. The number of partial page programming operation in the same page without an intervening erase operation must not exceed ten. The addressing may be done in random order in a block. A page program cycle consist of a serial data loading period in which up to 264 bytes of data must be loaded into the device, and nonvolatile programming period in which the loaded data is programmed into the appropriate cell.

The sequential data loading period begins by inputting the Serial Data Input command(80H), followed by the three cycle address input and then serial data loading. The bytes other than those to be programmed do not need to be loaded.

In order to program the bytes in the spare columns of 256 to 263, the pointer should be set to the spare area by writing the Rea d 2 command(50H) to the command register. The pointer remains in the spare area unless the Read 1 command(00H) is entered to return to the main area. The Page Program confirm command(10H) initiates the programming process. Writing 10H alone without perviously entering the serial data will not initiate the programming process. The internal write controller automatically executes the algorithms and timings necessary for program and verify, thereby freeing the CPU for other tasks. Once the program process start s, the Status Register may be read RE and CE low after the Read Status command(70H) is written to it. The CPU can detect the completion of program cycle by monitoring the R/ B output, or the Status bit(I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit(I/O 0) may be checked(Figure 7). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The c ommand register remains in Read Status command mode until another valid command is written to the command register.






BLOCK ERASE

The Erase operation is done on a block(4K Byte) basis. Block address loading is accomplished in two cycles initiated by an Erase Setup command(60H). Only address A 12 to A20 is valid while A8 to A11 is ignored. The Erase Confirm command(D0H) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of $\overline{\text{WE}}$ after the erase confirm command input, the internal write controller handles erase, erase-verify and pulse repetition where required. When the erase operation is complete, the Write Status Bit(I/O $_{0}$) may be checked. Figure 8 details the sequence.

Figure 8. Block Erase Operation



READ STATUS

The device contains a Status Register which may be read to find out whether program or erase operation is complete, and whether the program or erase operation is completed successfully. After writing 70H command to the command register, a read cycle output s the contents of the Status Register to the I/O pins on the falling edge of \overline{CE} or \overline{RE} , whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when R/ B pins are common-wired. \overline{RE} or \overline{CE} or specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random r ead cycle, a read command(00H or 50H) should be given before sequential page read cycle.


Table2. Status Register Definition

SR	Status	Definition	
I/Oo	Program / Erase	"0" : Successful Program / Erase	
		"1" : Error in Program / Erase	
I/O 1		"O"	
I/O2		"O"	
I/O3	Reserved for Future Use	"0"	
I/O4		"0"	
I/O5		"0"	
I/O6	Device Operation	"0" : Busy "1" : Ready	
I/O7	Write Protect	"0" : Protected "1" : Not Protected	



READ ID

The device contains a product identification mode, initiated by writing 90H to the command register, followed by an address input to f 00H. Two read cycles sequentially output the manufacture code(ECH), and the device code (Note*) respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 9 shows the operation sequence.



RESET

The device offers a reset feature, executed by writing FFH to the command register. When the device is in Busy state during rand om read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value COH when WP is high. Refer to table 3 for device status after reset operation. If the device is already in reset state a new reset command will not be accepted by the command register. The R/ B pin transitions to low for tRST after the Reset command is written. Reset command is not necessary for normal operation. Refer to Figure 10 below.

Figure 10. RESET Operation

R/B		 trst	 	
I/O 0~7	FFH)			


Table3. Device Status

	After Power-up	After Reset	
Operation Mode	Read 1	Waiting for next command	




READY/BUSY


The device has a R/\overline{B} output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/\overline{B} pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operatio n. The pin is an open-drain driver thereby allowing two or more R/\overline{B} outputs to be Or-tied. An appropriate pull-up resister is required for proper operation and the value may be calculated by the following equation.



DATA PROTECTION

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage dete ctor disables all functions whenever Vcc is below about 2V. \overline{WP} pin provides hardware protection and is recommended to be kept at V IL during power-up and power-down as shown in Figure 11. The two step command sequence for program/erase provides additional software protection.







PACKAGE DIMENSIONS

44(40) LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II)

